• May 03, 2016 News! IJIET Vol. 5, No. 10 has been indexed by EI (Inspec).   [Click]
  • Jun 09, 2017 News!Vol. 7, No. 8 has been indexed by Crossref.
  • Jun 09, 2017 News!Vol. 7, No. 8 issue has been published online!   [Click]
General Information
    • ISSN: 2010-3689
    • Frequency: Bimonthly (2011-2014); Monthly (Since 2015)
    • DOI: 10.18178/IJIET
    • Editor-in-Chief: Prof. Dr. Steve Thatcher
    • Executive Editor: Ms. Nancy Y. Liu
    • Abstracting/ Indexing: EI (INSPEC, IET), Electronic Journals Library, Google Scholar, Crossref and ProQuest
    • E-mail: ijiet@ejournal.net
Editor-in-chief
Prof. Dr. Steve Thatcher
University of South Australia, Australia
It is my honor to be the editor-in-chief of IJIET. The journal publishes good papers which focous on the advanced researches in the field of information and education technology. Hopefully, IJIET will become a recognized journal among the scholars in the filed of information and education technology.
IJIET 2011 Vol.1(3): 190-194 ISSN: 2010-3689
DOI: 10.7763/IJIET.2011.V1.31

Teaching Computer Architecture and Organization using Simulation and FPGAs

Aws Yousif Fida El-Din and Hasan Krad

Abstract—Computer architecture is often taught by using software to design and simulate hardware modules and then using individual components to implement them. Our aim in this paper is to share our teaching experience of this subject in a way to enhance student learning outcome by developing projects for the computer architecture lab to help students better understand the theoretical concepts of the subject and to gain hands-on type of experience and apply that for more realistic projects. As a result, we have noticed that students show better understanding of the subject over the last few semesters. We present in this work an ALU computer module design exercise as we used it in our computer architecture course in the Department of Computer Science and Engineering at Qatar University. The approach can be well adopted for a first course in digital logic design, computer organization, and/or computer architecture. In specific, we designed and implemented an 8-bit arithmetic and logic unit, which performs 14 different arithmetic and logic operations. We did the design, simulation, and FPGA-based implementation of the proposed ALU module using QUARTUS II design software and Altera DE2 FPGA Board.

Index Terms—Computer Architecture Education, FPGA, VHDL, ALU, Hardware Modeling.

Aws Yousif Fida El-Din is with the Department of Computer Science & Engineering, College of Engineering, Qatar University, Qatar (e-mail: alta ie@qu.edu.qa).
Hasan Krad is with the Department of Computer Science & Engineering, College of Engineering, Qatar University, Qatar (e-mail: hkrad@qu.edu.qa).

[PDF]

Cite: Aws Yousif Fida El-Din and Hasan Krad, "Teaching Computer Architecture and Organization using Simulation and FPGAs," International Journal of Information and Education Technology vol. 1, no. 3, pp. 190-194, 2011.

Copyright © 2008-2017. International Journal of Information and Education Technology. All rights reserved.
E-mail: ijiet@ejournal.net